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Extended Phase-Mode Logic-Circuits 
with Resistive Ground Contact 
Takeshi Onomi, Yoshinao Mizugaki, Koji Nakajima, and Tsutomu Yamashita 
Absfruct- We present an extended phase-mode logic (EPL) 
circuits which have resistive ground contact. The phase-mode 
logic u t i l i  magnetic flux-transfer and is based on pulse prop- 
agation, i.e., it is one of single flux quantum systems. The 
proposed logic circuits of the EPL family can have the same 
ground reference, contrary to the original phase-mode circuits. 
Therefore, it is possible to couple different EPL elements on a 
single ground reference. Basic components of the EPL family (a 
phase-conserving branch, a phase-distributing branch, and an 
INHIBIT gate controlled by fluxon) are presented. The phase- 
distributing branch and the INHIBIT gate have been fabricated 
using a Nb/AIO,/Nb Josephson-junction technology and tested. 
A fan-in operation of the phase-distributing branch and the first 
full operation of the INHIBIT gate are successfully demonstrated. 
As an example of the EPL logic circuits consisting of plural gates 
on a single ground reference, a simulation of a 2-bit full adder 
circuit is also presented. 
I. INTRODUCTION 
HE PROGRESS of Nb Josephson-junction technology T has brought about the development of various voltage- 
mode logic families whose operations are based on the exis- 
tence of two stable current carrying states at zero voltage and 
gap voltage. It also leads to the realizations of some single 
flux quantum (SFQ) logic systems [l], [2]. Phase-mode logic 
is also one of the SFQ logic systems. 
In the phase-mode system, quantized vortices of magnetic 
flux (fluxons) are employed as information bits, furthermore, 
all logic functions are achieved by using propagating pulses 
and interactions between fluxons [3]. The phase-mode is the 
mode to transfer the fluxon, not to transfer the gap voltage 
pulse [4]; accordingly it seems that there is no fundamen- 
tal difference between phase-mode logic and rapid single 
flux-quantum logic by K. K. Likharev et al. [l]. But cir- 
cuit elements are different between the two logic systems. 
The basic elements of phase-mode logic are as follows: a 
phase-conserving branch (Trigger-branch: T-branch) which 
is mainly used for fan-out operation; a phase-distributing 
branch (Selective-branch: S-branch) which is used for signal 
merging; and an ICF (INHIBIT controlled by fluxon) gate 
which is a particular combination of T- and S-branches. An 
operation of the ICF gate is based on a simple mode of an 
interaction between fluxons. Moreover, all logical functions 
can be constructed by combinations of the ICF gates, since 
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INHIBIT is a universal operation as well as NAND, NOR, and 
IMPLICATION in terms of Boolean algebra [5]. The simplest 
models of phase-mode systems have been already reported [6]. 
However, the original phase-mode circuits do not have a single 
ground reference. Therefore, the construction of the circuits 
comprising many gates is complex. To avoid the complexity, 
a single ground reference is required for large-scale integrated 
circuits. 
Extended phase-mode logic (EPL) circuits which we discuss 
in the present paper can have a single ground reference, 
contrary to the original phase-mode circuits [7]. The circuits 
are coupled with a ground though ground contact resistor, so 
that one can fundamentally connect different EPL elements 
by using Josephson transmission lines (JTL) on a single 
ground reference. However, the JTL should be replaced by 
partially resistive JTL's [4], [8] as discussed in the following 
part of this paper. In this paper, we report basic designs of 
components of the EPL family. We also report the simulations 
of the basic EPL circuits and the experimental results of 
the S-branch circuit and the ICF gate fabricated by using 
a Nb/AlO,/Nb Josephson-junction technology. Moreover, we 
report a simulation of a 2-bit full adder circuit to evaluate 
the performance and the interconnection problems of the EPL 
family. 
n. BASIC COMF'ONENTS OF EXTENDED PHASE-MODE LOGIC 
In this section, we describe basic designs of components 
of the EPL family. We have used JSIM [9] for simulations 
with Nb/AlO,/Nb junction parameters; the Josephson critical 
current density J, = 1 kA/cm2, the capacitance C = 60 
fF/pm2, the gap voltage V, = 2.7 mV, the product of the 
critical current and the subgap resistance V, = 20 mV. The 
Josephson critical current of each junction is I, = 0.25 mA and 
each junction is basically shunted by using a 1.5-R resistor. 
A. T-, S-branch Circuits 
In the phase-mode system, the basic components of the 
logic circuits are T-branch and S-branch circuits as shown 
in the first proposal [3]. Implementation of these circuits was 
reported previously [ 101. 
T-branch circuits can be grounded, but the input A of the 
S-branch in Fig. l(a) should be in a floating state. When 
we fabricate large integrated circuits on a chip, bias current 
sources having different ground references are required at 
every part of S-branch. It means that an integration of many 
gates on a chip is not easy. To avoid circuit complexity, the 
S-branch circuits should have a single ground reference. If the 
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Fig. 1. S-branch circuit of phase-mode logic circuits. (a) Original S-branch circuit; (b) S-branch circuit with resistive ground contact. 
Time (10pddiv) 
Fig. 2. Dynamics of the S-branch circuit with a single ground reference. 
The circuit parameters are L, = 0.3 pH, L,  = 1.6 pH, Lb = 0.6 pH, I ,  = 
0.25 d, R,  = 1.0 a, and Ib/Ic = 0.5. 
bottom line of the input A in Fig. l(a) is directly connected to 
the common ground with the output X and the input B, one of 
the junctions composing the S-branch would be shorted out. 
To avoid this, all circuits in the EPL family should couple 
to a single ground through resistors (R,) as shown Fig. l(b). 
Fig. 2 shows the simulation result of the S-branch which has a 
single ground reference shown in Fig. l(b). In this simulation, 
the input A is connected to 30 sections of JTL, and both the 
input B and the output X are connected to 10 sections of JT, 
respectively. (One section of SIZ consists of a junction, R,, 
L,, L b ,  and la.) Each fluxon @o(h/2e = 2.0 x Wb) 
passing through Josephson junctions ( JA,  J B ,  JX in Fig. l(b)) 
causes the pulse voltage shown in Fig. 2. The result shows an 
achievement of signal merging (both fluxons into the input A 
and B are led to the output X). 
We should discuss the influence of the ground coupling 
resistor on circuit dynamics. In a steady state, if all coupling 
resistors of the S-branch circuit in Fig. l(b) have the same 
value, values of bias currents flowing through each resistor 
are equal. Hence, the circuit shown in Fig. l(b) has the same 
current distribution as that in Fig. l(a). In a dynamic state the 
junction Jt shown in Fig. l(b) works like T-branch points, 
which provide the function of fan-out. If an input fluxon passes 
through Jt,  an unnecessary fluxon is emitted into the loop G 
which is formed by R,1, Rg2, L, and Jt .  The existence of the 
loop causes the propagating time delay of a fluxon, because 
Fig. 3. Comparison between the propagating time of a single fluxon from 
J A  to Jx and from JB to JX in Fig. le). R,  denotes the value of resistors 
coupled to aground. The dashed line denotes the propagating time from J B  
to Jx without a shunt resistor for J t .  
the junction Jt is shunted by R,. It can be seen from Fig. 2 
that a propagating time from JB to Jx is longer than that 
from JA to J x .  Fig. 3 shows the propagating time delay as a 
function of the value of R,. As R, increases, the propagating 
time delay from JB to JX decreases approaching to the time 
delay from JA to J x .  
Since Jt is shunted by R, equivalently as mentioned above, 
if the circuit has Rg( N 1 R), one can remove the shunt resistor 
for Jt to decrease the delay time. The dashed line in Fig. 3 
denotes the propagating time from JB to JX without the shunt 
resistor for Jt.  After this, Jt in the S-branch is not shunted 
by any resistor in this paper. 
However, all remote R, from Jt do not work as shunt resis- 
tors, because the base electrodes of J" s have inductances and 
the voltage pulse caused by fluxon is a high frequency signal. It 
is clear in terms of the following estimation and simulation. If 
the base electrodes of JTL's have no inductance and R, is 1 52, 
shunt resistor R, for Jt becomes (1/20 + 1/30)Rg N 0.08 R 
equivalently, since the simulated S-branch circuit has 30R,, 
lOR,, and lOR, for the input A, the input B, and the output 
X, respectively. We carried out a simulation for Jt with R, = 
0.08 R where R, (100 a) is assumed to have a sufficiently 
large value. In the result, the propagating time delay from JB 
to JX was about 60 ps. This delay is larger than the case of 
R, = 1 R in Fig. 3. 
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Fig. 4. The propagating time delay of a fluxon train with 100 ps pulse period 
under the condition of R ,  = 1 0, both of JTL's attached to the input B and 
the output X contain 10 junctions, respectively, and the number of junctions 
of the JTL attached to the input A are 10 (o), 20 (W), 30 (U), or 60 (a). 
Remote R, cause the increase of the decay time of a low 
frequency component in the fluxon pulse. The low frequency 
component increases for a fluxon train. When the second (or 
third . .  .) fluxon arrives at the loop before the current of the 
preceding fluxon does not decay sufficiently, the remaining 
current causes the propagating delay of the second (or third 
fluxon train with 100 ps pulse period under the condition of 
R, = 1 0, both of JTL's attached to the input B and the 
output X contain 10 sections, respectively and the numbers of 
sections attached to the input A are 10 (o), 20 (U), 30 (U), 
or 60 (e). The delays of later fluxons increase with increasing 
JTL length. One can avoid the increase of the delay by using 
the partially resistive JTL (RJTL) [4], [8] whose unit is shown 
in Fig. 5(a). If we replace the JTL of the input A by the RJTL, 
the delay time decreases, as shown by black triangles in Fig. 4. 
The delay does not change for the RJTL composed of either 
10 units or 20 units. It shows that the delay is independent of 
the length of the RJTL. 
It has been shown that a fluxon can propagate in RJTL 
with a large bias margin, if parameters of L and R in the 
resistive section are optimized [4], [8]. To increase the margin 
further, J3 shown in Fig. 5(a) should not be shunted by any 
resistor. The bias margin for fluxon propagation is f48%. 
Fig. 5(b) shows the propagating time of a fluxon which passes 
through one unit of RJTL shown in Fig. 5(a) as a function of 
the bias current I b / I c .  Fig. 5(b) also shows the propagating 
times of a fluxon on normal JTL with shunt resistors and 
JTL without shunt resistors at intervals of two sections to 
compare with RJTL. The results show that the propagating 
time delay does not increase for resistive sections, if I b / I c  
is larger than about 0.5. One can decrease the propagating 
time through one unit of RJTL in Fig. 5(a) with increasing 
the Josephson critical-current density J ,  = 2 -20 kA/cm2 as 
shown in Fig. 5(b), where the critical current of each junction 
I ,  and the McCumber-Stewert parameter ,Oc are constant, and 
the capacitance G = 60 fF/p,m2. 
We have successfully simulated normal propagation of 
fluxons on the circuit shown in Fig. 6, where fluxon pulses 
. .  .) fluxon. Fig. 4 shows the propagating time delay of the 
1 5 1  - ResistiveJTL I I \\ 
1 - resistor of two at sections in ervals 
\. --. --- 1.- 
--* J - 3 C A / r m Z  
5 ! u  
1 zc 
(b) 
Fig. 5. Partially resistive Josephson transmission line (RJTL). (a) Circuit 
diagram of RJTL. (b) The propagating times as a function of the bias current 
Ib/Ic ,  where its times are what fluxon passes three junctions, a unit of m, 
normal JTL, and JTL without shunt resistors at intervals of two sections 
are solid circles, black squares, and open circles, respectively. The circuits 
parameters are L, = 1.6 pH, Lb = 0.6 pH, L,, = 0.8 pH, Lrb = 0.3 pH, 
R,, = R,b = 0.1 R, R ,  = 1.0 0, and J3 is not shunted by any resistor. 
~ IO u n i t  
Fig. 6. Four S-branch circuits connected by RJTL'S. 
of 40 GHz input are given at the input B of the lowest S- 
branch. The operation margin for single f l4on propagation is 
f44% which is a same value for single S-branch circuit. The 
circuit margin does not decrease, and hence, it is independent 
from the number of connected circuits. 
B. ICF Gate 
We have proposed an ICF gate as the basic circuit of the 
phase-mode logic family. It is clear that all logical functions 
can be constructed by combinations of ICFl gates, because the 
gates are universal operations in terms of Bbolean algebra [5]. 
Recently, some circuits of the rapid single flux quantum logic 
family [l] having the same function were reported [ll],  [12]. 
These circuits were operated by using the delayed-feedback 
approach. The operation mode of the ICfi gate is based on 
a simple mode of an interaction between fluxons and it is 
simpler compared to their circuits. 
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Fig. 7. (a) Circuit diagram and Moore diagram of the ICF gate. (b) Dynamics 
of the ICF gate for X = 1, Y = O(A) and for X = 1, Y = 1(B). The circuits 
parameters are L, = 0.3 pH, L, = 1.6 pH, Lb = 0.6 pH, L,, = 3.2 pH, 
L,b = 1.2 pH, R, = 1.0 a, Ib/Ic = 0.6, and JB is not shunted by any 
resistor. 
Fig. 7(a) shows a circuit diagram and Moore diagram of the 
ICF gate of the EPL family, where a dashed line in the Moore 
diagram denotes it of ICF gate with a reset terminal [6]. 
Operations of the ICF gate are as follows: 
A) If no input Y fluxon is present, a fluxon from the input 
X is transferred to the output A in the S-branch part 
(X = l,Y = 0). 
B) If a fluxon from the input Y is kept trapped before the 
input X, a fluxon from the input X is combined with 
the trapped fluxon, and it is transferred to the output B 
Fig. 7(b) shows simulations of the ICF gate for the two case 
of (A) and (B) with parameters listed in the figure caption. 
Each of input and output is attached to array of 10 units 
of RJTL's in Fig. 5(a). The bottom lines ( I L ~ )  in Fig. 7(b) 
show the currents flowing through L,, in the loop S which 
can store a single fluxon. The numerical result of the circuit 
operation agrees with Moore diagram shown in Fig. 7(a). The 
pulse duration under these parameters is about 10 ps. 
Fig. S(a)-(c) show the operation margins of the ICF gate 
in the plane of the SIZ bias current Ib/Ic and the PL = 
(L,, + L,b)lc/@O of the storage loop where I, is constant, 
in the plane of &/Ic  and the sheet resistance Ro. and in the 
plane of &/IC and J,, respectively. A fluxon for the input Y 
( X  = 1, Y = 1). 
s" 20.5 
o.o 0.6 0.8 1.0 1.2 1.4 
J, (k"') 
(C) 
Fig. 8. Operation margins of the ICF gate. 
cannot stop at the storage loop in the region A of Fig. S(a)-(c). 
The AND operation of the ICF gate cannot be achieved in the 
region B. The fluxon disappears at a resistive section of RJTL 
in the region C. These results show that the ICF gate with a 
single ground reference has a wide operation margin. 
III. DESIGN, FABRICATION A D MEASUREMENTS 
In order to confirm the operation of the EPL family which 
have a single ground reference, we have designed and fabri- 
cated some circuits using a Nb integrated-circuit technology 
[13]. Since our purpose is to confirm the operation of a 
single gate, we used normal JTL's as transmission elements. 
Fabricated circuits are composed of a Nb ground plane, 
Nb/AlO,rNb Josephson junctions, Au-In resistors, and Pb-In 
wiring with 5-pm design rules. Each layer is isolated by using 
S i 0  or Nb205. The minimum Josephson junction is 5 x 5 
pm2. Design value of the J,  and the sheet resistance are 
1.0 kA/cm2 and 1.0 Wsquare, respectively. Details of our 
fabrication process have been reported in [14], [15]. 
A. Fluxon Generator and Fluxon Detector 
We use the Josephson pulse generator to introduce a fluxon 
into the JTL. This method was also used when spatiotemporal 
wave forms of soliton-antisoliton interactions in a JTL were 
observed [16]. This circuit is referred as a fluxon generator 
(FG) in this paper. The FG is composed of a double-junction 
SQUID, a single coupling junction (J,,,), and a coupling 
resistor (R,,,) as shown in Fig. 9(a). The FG is coupled to the 
second junction of the JTL. The operation sequence of the FG 
is as follows; First, the control current (Icont) makes a single 
fluxon trapped at the first loop of the JTL. Second, switching 
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Fig. 9. (a) Circuit diagram of the FG. The circuit parameters are designed 
as Icl = IC2 = 0.25 mA, Iccon = 0.49 mA, Zc3 = Ic4 = 0.72 mA, L 1  = 
1.0 R. Ji and Jz are shunted by 0.5-R resistor. (b) Dynamics of the FG. The 
solid and the dashed lines denote a current flowing through Jcon and a phase 
of J2. respectively. (c) Circuit diagram of the FD. The circuit parameters are 
designed as Icl = I,z = Ic3 = 0.25 mA, Ic4 = 0.36 mA, L1 = 1.2 pH, 
Lz = 5.2 pH, L3 = 0.6 pH, M = 1.0 pH, R, = 1.0 R. J3 and J4 are 
shunted by a 0 . 3 3 4  resistor. 
0.6 pH, Lz = 1.6 pH, L3 = 5.0 pH, L4 = 0.6 pH, Rcon = 0.75 R, R,  = 
operation of the double-junction SQUID of the FG makes a 
current pulse flown into J 2  through J,,, and R,,, until J,,, 
switches. Last, switching 5 2  makes a trapped fluxon emitted 
into the JTL. Fig. 9(b) shows the simulation of this circuit 
operation under the parameters listed in the figure caption. The 
solid and dashed lines in Fig. 9(b) show the current through 
J,,, and the phase transition of J2, respectively. The result 
shows that a 2a phase change of J 2  is caused by the FG 
switching, and that a single fluxon is successfully introduced 
into the JTL. The simulated upper and lower margins of the FG 
for the JTL bias current are +44% and -76%, respectively. 
In this section, margins are normalized at 50% of the critical 
current to show the absolute value of bias currents. 
A sense SQUID mutually coupled to the end section of 
a J T L  is used to detect a fluxon. This circuit is referred 
as a fluxon detector (FD) in this paper. Fig. 9(c) shows an 
equivalent circuit of the FD. The fabricated FD did not have a 
large bias margin, which was less than about f 10%. Because 
the mutual inductance M shown in Fig. 9(c) is 1.0 pH which 
is smaller compared with the loop inductance of the storage 
SQUID Lp + L3 = 5.8 pH. It means that about 1/6 of a 
fluxon in the storage SQUID is coupled to the readout SQUID. 
However, the margin is enough to observe the operation of a 
single gate. 
B. S-Branch Circuit 
In this section, we report a fan-in operation of the S- 
branch circuit as the simplest demonstration of the EPL 
family having a single ground reference. Fig. 1O(a) shows the 
microphotograph of the S-branch circuit having two inputs (A 
and B) and one output (X). Each of the three JTL’s has an 
overlap structure and is composed of eight or nine junctions 
of 5 x 5pm2. Fig. 10(b) shows the experimental oscillograms 
of this circuit. In the oscillograms the top line shows the bias 
current for the FD (for the output detection), the second and 
the third lines show the voltages of the two input FG’s. The 
bottom line shows the output voltage of the FD. It can be seen 
from Fig. 10(b) that the output voltages appear at the timing 
of the rising edge of the input pulses of FG(A) or FG(B). 
The measured margins of this circuit were about +20% N 
-30%. We did not observe any vortex flow state in the JTL’s 
during the fan-in operation. Hence, it is expected that the single 
fluxon operation was achieved. The experimental result agrees 
with the normal fan-in operation of a S-branch circuit in a 
single fluxon mode. 
C. ICF Gate 
Figure ll(a), (b-l), and (b-2) show the microphotograph 
and the experimental oscillograms of the fabricated ICF gate, 
respectively. In Fig. ll(b-l,2), the first lines show the bias 
currents of FD(A) or FD(B). The second zind third lines show 
the voltages of FG(X) and (Y), respectively. 
Fig. 1 l(b-1) shows that the output voltage of FD(A) appears 
at the timing of the input X pulse without the input Y pulse. 
On the other hand, Fig. 1 l(b-2) shows that the output voltage 
of FD(B) appears at the timing of the input X pulse only 
when the input Y pulse is previously presented. This result 
confirms the correct operation of the ICF gate as described 
above. The following computer simulation proves that this 
experimental result was achieved by not plural fluxons but 
a single fluxon mode. Fig. 12(a) and (b) show the operation 
results of the ICF gate when two flwons propagate from the 
input X after one fluxon input from the Y, and when two 
fluxons propagate from the Y, respectively. Fig. 13(a) and (b) 
schematically explain the behaviors of fluxons in the ICF gate 
under two fluxon input, and correspond to Fig. 12(a) and (b), 
respectively. Fig. 13(a) shows that the first fluxon from the X 
is transferred to the output B after being combined with the Y 
fluxon, and then the second fluxon is transferred to the output 
A. Hence, we should observe both of two outputs from the A 
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Fig. 10. (a) Microphotograph of the fabricated S-branch circuit. (b) Experi- 
mental oscillogram of the S-branch circuit. The top line shows the bias current 
for the FD (for the output detection), the second and the third lines show the 
voltages of the two input FG’s. The bottom line shows the output voltage 
of the FD. 
and the B. Fig. 13(b) shows that the first fluxon stored in the 
storage loop of the Y is pushed out by the second fluxon (by 
a repulsive force between two fluxons), then the first fluxon 
initiates a fluxon on the B and the X (i.e., the operation as the 
T-branch); the second fluxon is stored in the storage loop of 
the input Y .  Hence, we should observe the output B without 
the input X .  These results are against the experimental results, 
therefore the measured operation of the ICF gate is considered 
to be achieved by a single fluxon mode. 
This is the first full operation of the ICF gate. The measured 
upper and lower margins for the JTL bias current were +8% 
and -38%, respectively. These margins were smaller than the 
simulated margins (+33%, -73%). The reasons of the small 
margins of the fabricated circuit are considered as follows. 
First, there are some differences between the real and the 
designed values of the J,  and the sheet resistance. Actually, the 
standard deviation of the J,  and the sheet resistance were as 
large as 0.19 (1.2 kA/cm2 on average) and 0.22 (0.99 Ohquare 
on average), respectively. Second, it seems that a layout of 
inductances is not complete. 
Iv .  2-BIT FULL ADDER CIRCUIT 
As mentioned above, operations of a single gate with resis- 
tive ground contact has been confirmed. The most significant 
advantage of using a resistive ground contact is the easy 
connection between gates. We have simulated a 2-bit full adder 
FD bias 
(ImA/div) 
F W )  





F D  bias 
(lmA/div) 
FG(X) 







Fig. 11. (a) Microphotograph of the fabricated ICF gate. (b-l), (b-2) Ex- 
perimental Oscillograms of the ICF gate. The top lines in Figs. (b-1) and 
(b-2) show the bias currents of FD(A) and FD(B), respectively. The second 
and third lines in both figures show the voltages of FG(X) and FG(Y), 
respectively. The bottom line in each figure shows the output voltages of 
FD(A) or FD(B), respectively. 
as an example of the complex circuits. The ICF gate having a 
reset terminal to pull out a stored fluxon into the another JTL 
can be used to perform a full adder/accumulator function [6] .  
The circuit diagram and Moore diagram of the single bit adder 
are shown in Fig. 14(a). Fig. 14(b) shows the 2-bit full adder 
constructed by using EPL logic elements. 
All three data inputs (Pi, Qi, Ci- 1) are merged into a single 
input X by using two S-branch circuits, where Pi, Qi, Ci-1 
are an augend, an addend and a carry inputs from the (i - 1)th 
bit, respectively. The output A is connected to the input Y 
through a resistor R,. The output B provides the carry signal, 
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Fig. 12. Simulated dynamics of the ICF gate for double fluxons input into 
the X after single Ruxon input into the Y (a), and for double fluxons input 





input; (a) and (b) correspond to Fig. 12(a) and (b). 
Schematic of fluxon dynamics in the ICF gate for double fluxons 
and the sum signal appears on the additional output after 
applying a reset pulse. We connect the output A to the input 
Y through not a superconductive inductance but a resistor R,. 
Because it needs to avoid that a fluxon is trapped in the loop 
consisting of JA,  R,, L;, and JR. The storage loop of the ICF 
gate is the three junction loop including JB,  JR,  and JY in 
Fig. 14(a). If no fluxon is present at the storage loop, a fluxon 
from the input X is transferred to the output A, and then the 
fluxon is stored at the storage loop after Jy switching. On the 
other hand, if a fluxon is trapped at the storage loop, a fluxon 
from the input X is combined with the trapped fluxon, and it is 
transferred to the carry output (Ci) . Two data inputs (Pi, Q;) 
are given into the gate through the input X with a certain time 
lag. A carry signal (7;- 1 from a previous stage propagates after 
two data inputs. Every odd pulse input is stored, representing 
the sum, and can be read out by the application of the reset 
pulse. Every even pulse is sent out on the output B as the 
carry signal, and resets the storage loop. 
Fig. 14(c) shows the simulations of the 2-bit full adder for 
( P ~ , P I , Q ~ , Q I )  = (0, 1, 1, 0)  and (1 ,  1, 0, 1). Each of 
input and output (PI, Q1, P2, Q2, SI, S2, C2,Re) is attached 
to array of 10 units of RJTL's in Fig. 5(a). The bottom two 
lines (1~1 and 1 ~ 2 )  in Fig. 14(c) show the currents flowing 
through the Li (i = 1, 2) in the storage loops. The result in 
the case of ( P ~ , P ~ , Q z , Q ~ )  = (0, 1, 1, 0) shows that the 
sum signals appear on the additional outputs SI and S2 after 
a reset pulse Re; the output (CZ,  S 2 ,  SI) is (0, 1, 1). In the 
S I  
P 2  
9 2  
S 2  
C 2  
(b) 
v Time (2Opddiv) 
Fig. 14. (a) Circuit diagram of the single bit adder. The circuit parameters 
are R, = 0.2 0, R R ~  = 0.2 0, Li = 3.0 pH. J y  is shunted by a 2.0-0 
resistor, and JB is not shunted by any resistor. The other parameters have 
the same values of the preceding S-branch circuit and ICF gate. (b) Circuit 
diagram of a 2-bit full adder. The parts enclosed with a dashed line correspond 
to the single bit adder circuits. (c) Dynamics of the 2-bit full adder for (9, 
4 ,  Qz, Q1) = (0, 1, 1, 0) and (1, 1, 0, l), where Pi and Q; are an augend 
and an addend, respectively. 
case of (Pz, PI ,  Q2, QI) = (I, 1,0, I), the output (C2, SZ, SI) 
is (1,0,0). This arithmetic requires two carry propagation and 
the maximum operating time. These results show the correct 
operations take 100 ps at most. The operation margin of this 
circuit for the bias current is 3~29% at low frequency (<1 GHz) 
operation. The performance of the circuit will be improved 
by using High-J, and low specific capacitance junctions and 
parameter optimization. 
This result suggests that we can connect between each 
the EPL element by partially resistive JTL's on a single 
ground reference. However, it might be reasonable to use 
microstriplines with some bufferings when one should transmit 
signals over long distances. 
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V. CONCLUSION [15] Y. Mizugaki, K. Nakajima, Y. Sawada, and T. Yamashita, “Supercon- 
ducting implementation of neural networks using fluxon pulses,” IEEE 
Trans. Appl. Superconduct., vol. 3, pp. 2765-2768, Mar. 1993. 
[16] K. Nakajima, H. Mizusawa, H. Akoh, S. T&ada, and Y. Sawada, 
“Experimental observation of spatiotemporal wave forms of all pos- 
sible types of soliton-antisoliton interactions in Josephson transmission 
lines,” Phys. Rev. Lett., vol. 65, pp. 1667-1670, Sep. 1990. 
We have presented an extended phase-mode logic circuits 
which is one of SFQ logic circuits. All the logic circuits in the 
t’ the 
original phase-mode circuits. Therefore, it is easy to couple 
can have a sing1e Bound 
different EPL elements on a single ground reference. These 
circuits have only to be connected by using partially resistive 
JTL’s with resistive ground contact. so that it is not necessary - 
to change basic concepts of the original phase-mode circuits. 
We have fabricated the S-branch circuit and the ICF gate 
using a Nb/AlO,/Nb Josephson-junction technology. A fan- 
in operation of the S-branch circuit and the first full operation 
of the ICF gate have been successfully demonstrated. As an 
example of a circuit consisting of plural gates on a single 
ground reference, the operation of a 2-bit full adder circuit 
has been also reported numerically. 
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